



Signal Integrity Issues “Past, Present, and Future”

November 9, 2016


Douglas Brooks, President
UltraCAD Design, Inc



PCBs as Components

Signal Integrity Issues related to PCBs.

- Stage 1: No Implications
- Stage 2: Inductance
- Stage 3: R no longer constant with frequency
- Stage 4: Transitions and Interconnections
(i.e. “critical length”)



Copyright 2016 UltraCAD Design, inc. www.ultracad.com 2

Laws

The two most important laws in electronics:

1. Current flows in a closed loop
(This is a physical loop)
2. Current is constant everywhere in that loop

Corollary: **Every** signal has a return (no exceptions)
And you need to know where it is!

Other important laws:

Kirchhoff's First Law
Kirchhoff's Second Law
Ohm's Law



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

3

Stage Progression (1)

$$V = L * di / dt$$

Noise voltage

Inductance

switched
current

switched
time



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

4


Stage Progression (2)

Issue relates to:

Trace propagation **time** for a signal vs trace **length**

Frequency (Sine, MHz)	Wavelength (in FR4)
100	59.0 in
200	29.9 in
500	11.8 in
1,000	5.9 in

Rise time	Propagation Distance (FR4)
10 ns	60 in
1.0 ns	6.0 in
100 ps	0.6 in




Copyright 2016 UltraCAD Design, inc. www.ultracad.com

5

Stage 1

(Trivial) No signal integrity issues



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

6

Stage 2

- **EMI** (caused by inductive loop areas)
- **Crosstalk** (inductive coupling/critical length)
- **Power supply conditioning**
 - (inductively-caused “ground bounce”)
- **Signal Reflections**
 - (Rise time < Propagation time)
 - (Transmission lines/critical length)





Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

7

EMI and Crosstalk



Cause: Size of the electromagnetic field is directly related to loop area (and to f^3).

Solution:

1. **Minimize loop area:** Route traces close to a continuous, related, underlying plane, and separate the traces.
2. **Power/Ground planar pairs.**



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com


8

EMI and Crosstalk

Typical EMI and Crosstalk Topics:


- Differential vs Common Mode Signals
- Forward/Backward Crosstalk
- Critical Length
- Routing Over Slots in Planes
- Routing Over Unrelated Planes
- Routing Through Pin Fields

Primary Focus:
Minimize Loop Area.




Copyright 2016 UltraCAD Design, inc. www.ultracad.com 9



Ground Bounce



Two IC gates, but they are **NOT** connected here!



Copyright 2016 UltraCAD Design, inc. www.ultracad.com 10



Ground Bounce

Vcc
Gnd

Solutions:

1. Use bypass capacitors
2. Compensate for bypass capacitor inductance with planar capacitance.
3. Minimize inductance at pads

See: Rick Hartley, *Controlling Radiated EMI Through PCB Stack-Up*, "Printed Circuit Design", July, 2000, p16

Copyright 2016 UltraCAD Design, inc. www.ultracadm.com
13

Minimizing Inductance

(a)

(b)

(c)

(d)

Ways to minimize pad inductance, from worst to best.


Copyright 2016 UltraCAD Design, inc. www.ultracadm.com
14

Ground Bounce

Typical Ground Bounce Topics:

- Bypass Capacitors:**
 - Size, How Many, Type and Placement
 - Lead and Pad Inductance
 - Self-Resonant Frequencies
 - Bypass Capacitor ESR
- Low-inductance pads and connections
- Planar Capacitance


Primary Objective:
Minimize Inductance



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

15


Reflections



If Rise Time of driven signal (A) is 1 nanosecond:
 And Tpd is 6"/ns
 So one way critical length = 3"

Then (approx.)


A - B1 = .3 ns = 1.8 in.
 A - B2 = 2.2 ns = 13.2 in.



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

16

Reflections



Simple HyperLynx Model
 Rise time ≈ 1.6 ns
 Critical length ≈ 3.3 inches
 Open ended transmission line, length 2, 4, or 6".




Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

17

Reflections



2 in.

4 in.

6 in.

Trace length (relative to rise time) dictates severity of reflection



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

18

Reflections Solution

Make traces look like transmission lines
(Controlled impedance traces)

Terminate them in their characteristic impedance (Z_0)

Control impedance with geometry
(Height above *plane*, width, ϵ_r)

Concept of “Critical Length.” (When the “round trip”
propagation time is longer than the rise/fall time.)



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

19

Reflections Solution

Typical Reflection Topics:


Impedance (Depends on geometry)
Terminations and their Placement
 “Y’s”
Stubs
Vias
Routing Over Slots in Planes
Routing Over Unrelated Planes
Routing Through Pin Fields
Critical Lengths
Differential Impedance
Loop Areas



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com


20




Reflections Solution

Primary Objective:

**Controlled Impedance
Terminations**

 Copyright 2016 UltraCAD Design, inc. www.ultracad.com 21



Stage 2 Solutions


Route traces close to continuous, related planes
(Minimize loop area)

- Control EMI
- Control crosstalk
- Control transmission line impedance

Use Power-Ground plane pairs (planar capacitance)

- Control ground bounce
- Control common-mode EMI

See: Rick Hartley, *Controlling Radiated EMI Through PCB Stack-Up*, "Printed Circuit Design", July, 2000, p16

 Copyright 2016 UltraCAD Design, inc. www.ultracad.com 22

Stage 3

Resistance = Fn(Frequency)

Traditionally:

- L > 90° phase shift, presents a Z proportional to frequency
- C > -90° phase shift, presents a Z inversely prop. to freq.
- R > 0° phase shift, presents a Z independent of frequency



Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

23

Stage 3

Causes:

Skin Effect: **Current density issue**
Related to inductance

Dielectric Loss: **Molecular effect**

Manifestation:

Attenuation of higher frequency harmonics
“Lossy” transmission lines





Copyright 2016 UltraCAD Design, inc.

www.ultracad.com


24

Stage 3 Manifestation

Attenuation of higher frequency harmonics results in a “Lossy” transmission line




What is Skin Effect, 1




At “low” frequencies, current density is uniform across the cross-sectional surface of the conductor.



What is Skin Effect, 2




At “high” frequencies, current density is more concentrated around the outside edge of the cross-sectional surface of the conductor.



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

27

Cause of Skin Effect, 1




Increasing current flowing out of the page here.....

Induces a current flow into the page here

- A **changing** current in one wire causes a **changing** magnetic field (Ampere’s Law) that induces a current in the opposite direction in an adjacent wire. (Faraday’s law)


Principal behind a generator and a transformer!
Force behind EMI and cross talk!



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

28

Cause of Skin Effect, 2



THEREFORE: A *changing* current in one wire causes a *changing* magnetic field that induces a current in the opposite direction in *itself*!

This is the basic nature of inductance




Skin Effect Result

The apparent resistance of the conductor increases:

1. ***NOT because the resistance of the conductor is changing,***
2. ***But because the current is flowing through a smaller cross-sectional area of the conductor.***




Dielectric Loss



As the signal moves down the trace, the charges alternately move from the top to the bottom of the dielectric and back again.

This motion requires energy to accomplish. That energy is absorbed from the waveform and represents an energy loss from the signal.


We can represent that energy loss as a resistor across the dielectric, and therefore the loss as an I^2R loss from the signal.



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

31


Equivalent Circuit



In the ideal case, R is ∞ .

For a parallel RC circuit,

$$Z = \frac{1}{\frac{1}{X} + \frac{1}{R}} = \frac{1}{\frac{1}{j\omega C} + \frac{1}{R}}$$



Copyright 2016 UltraCAD Design, inc. www.ultracad.com

32

Impedance

$$Z = R + jX$$

Copyright 2016 UltraCAD Design, inc.
www.ultracad.com
33

Impedance Diagram

Lossless

Lossy

$\Theta = \text{Phase shift (-90 degrees in lossless situation)}$
 $\delta = 90 - \Theta = \text{loss??}$

Copyright 2016 UltraCAD Design, inc.
www.ultracad.com
34

Loss Tangent

$\text{Tan}(\delta) = \text{side opposite}/\text{side adjacent}$
 $= Z_{\text{Re}} / Z_{\text{Im}}$
 $= R/\omega R^2 C$
 $= 1 / \omega RC$

$\omega = 2\pi f$

$\left. \begin{matrix} \text{Tan}(\delta) \\ \text{Tan(d)} \\ \text{Tand} \end{matrix} \right\} = \text{Loss Tangent}$

Copyright 2016 UltraCAD Design, inc. www.ultracad.com 35

Stage 3 Practical Impact

Lossless transmission line:

Lossy transmission line:


$Z_o = \sqrt{\frac{L}{C}}$

$Z_o = \sqrt{\frac{R_s + j\omega L}{G + j\omega C}}$

$G = \text{conductance} = 1/R$

Copyright 2016 UltraCAD Design, inc. www.ultracad.com 36

Stage 3 Eye Diagram



Lossless

Lossy

*Transmission line modeled with
Mentor Graphic's HyperLynx tool, v. 7*



Copyright 2016 UltraCAD Design, inc.

www.ultracadm.com

37

Stage 3 Solution

Equalization: (Restore balance between harmonics)

Active:

Do signal conditioning on the chip

Passive:

Add RC filter (equalization) to the transmission line




Copyright 2016 UltraCAD Design, inc.

www.ultracadm.com


38

Active Signal Conditioning

No comp:




Active comp:



UltraCAD Design, Inc. Copyright 2016 UltraCAD Design, inc. www.ultracadm.com 39


Passive (RC filter Equalization)




Parallel RC network compensates by passing the high frequency signals but attenuating the lower frequency ones.

UltraCAD Design, Inc. Copyright 2016 UltraCAD Design, inc. www.ultracadm.com 40

Passive Equalization



Lossy simulation, without equalization



Lossy, with passive equalization



Stage 3 Solution

Equalization: (Bring harmonics back into balance)

Active vs Passive

Pre- vs Post-




Stage 4

Transitions and Interconnections:


The **critical length** becomes so **short** we can no longer implement a solution.


[at 100 ps rise time (≈ 3 GHz) critical length $\approx .25''$]


Copyright 2016 UltraCAD Design, inc. www.ultracad.com
43

Stage 4 Major Problem

Problem with “Y” connections:




Copyright 2016 UltraCAD Design, inc. www.ultracad.com
44

Some Solutions

a
b

“a” is wrong, it creates a “Y”. “b” is better.

Copyright 2016 UltraCAD Design, inc.
www.ultracad.com
45

Problem With “Y” Stub

a
b

“a” is wrong, it creates an unterminated “Y” stub. “b” is better.

Copyright 2016 UltraCAD Design, inc.
www.ultracad.com
46

Stage 4 Solutions

Since:

1. We don't fully understand these problems,
2. We don't have an agreed set of solutions.




Copyright 2016 UltraCAD Design, inc.

www.ultracad.com

47

Some Solutions



At very fast rise times, this reflection can matter!



Copyright 2016 UltraCAD Design, inc.


www.ultracad.com

48

Some Solutions

The diagram shows two cross-sectional views of a PCB via.
(a) shows a 'Plated Via' with a 'Plated Via Stub (Bad!)' extending from the top trace layer down to the bottom layer.
(b) shows a 'Plated Via' with a 'Back Drilled Via (not plated)' extending from the top trace layer down to the bottom layer.
Labels include 'Plated Via', 'Trace Layer', and 'Plated Via Stub (Bad!)' for (a), and 'Plated Via', 'Trace Layer', and 'Back Drilled Via (not plated)' for (b).


Eliminate reflection by back drilling.

 Copyright 2016 UltraCAD Design, inc. www.ultracad.com 49

Some Solutions

The diagram shows three cross-sectional views of a PCB with a BGA component.
(a) shows a 'Plated Via Stub (Bad!)' connecting the 'Trace Layer' to the 'Bottom Layer'.
(b) shows a 'Back Drilled Via (not plated)' connecting the 'Trace Layer' to the 'Bottom Layer'.
(c) shows a through-hole via connecting the 'Trace Layer' to the 'Bottom Layer'.
Labels include 'BGA', 'Trace Layer', 'Plated Via Stub (Bad!)', 'Bottom Layer', and 'Back Drilled Via (not plated)'.

Alternative ways to access BGA pins.

 Copyright 2016 UltraCAD Design, inc. www.ultracad.com 50

Summary

Stage Problems Solutions

1	None	na
2	Inductance	Layout & Transmission Line
3	$R = \text{fn}(F)$	Equalization
4	Transitions & Interconnections	Layout



Thank You!

